This paper proposes a new test-generation approach for embedded analogue cores in SOC. The key features of this approach are the developed testabilipanalysis bawd multifrequency test pattern generation method, the novel PID feedback-based test signal backtrace procedure and the f u t tolerance-box propagation algorithm. Moreover, possible DfTsolutions are discussed. Finally, this approach has been validated by erperiments conducted on a real hardware implementation.
Introduction
Applications of mixed-signal devices range across the entire spectrum of electronics, for instance the telecommunication applications, computer peripherals and consumer electronics applications. In order to provide efficient and high quality solutions for those applications, the recent trend in semiconductor manufachuing is the integration of highly complex mixed-signal 'systems on one single chip, System-on-Chip (SoC) [1] [2] . As the number of analog basic cores manufactured in the SoC increases, the overhead of providing test access to each block in terms of primary SoC VOs, area and performance becomes increasingly unacceptable in practice. Therefore, the limited controllability and observability of the embedded cores is a crucial issue in mixed-signal SoC testing.
On the other hand, due to its complexity, hierarchical approaches are always employed for mixed-signal SoC testing [2] [3] [4] . In the hierarchical test approach, first, a potential test set for each stand-alone core is generated by using some analogue test-pattern generation method. Then, some test translation schemes are used to convert the corelevel test set to the system-level through the use of the existing functional paths or extra Dff circuits.
In this paper, we propose an efficient test generation approach for mixed-signal SoC testing. Compared to other results in [2] [3] [4] [5], the key features of our approach are the testability-analysis based test pattern generation, PID feedback-based test signal backtrace procedure and sensitivity analysis based tolerance-box propagation. The main advantage of using testability analysis is the reduction of simulation time compared with normal AC analysis, e.g. using the HSPICE simulator. The associated problem of testability for circuits with multiple inputdoutputs is also discussed in our paper. With the proposed PID (Proportional Integral Derivative) feedback [6] based backtrace procedure [7] , any kind of test input signals required at the input of the embedded core can be backtraced to the primary SoC inputs and its computational effort is quite low. In order to set the optimal threshold to detect the fault, the tolerance-boxes for the fault-free circuit response and faulty circuit response should be generated. Compared to the traditional tolerancebox generation approach, in which Monte Carlo simulations are performed at transistor level for the complete circuit, our new approach is much faster.
Overview of the Proposed Methodology
In our approach, a test set for each embedded core in the system is generated fnst by a new testability analysis based test-pattern generation method. Next, the test translation scheme is employed to translate the embedded core-level test set into system-level through the existing functional signal paths in the system or some extra Dff circuits. The test translation schemes include the test input signal backward propagation (backtrace), test output response forward propagation and the tolerance-box propagation, as shown in Figure 1 .
A multi-frequency test generation technique for detecting catastrophic faults using testability analysis has been developed to generate test signals for stand-alone analogue embedded cores under test. In this method, the testability analysis is performed for the fault-free circuit and for all possible faults from the fault list and the test patterns are generated subsequently. Since the input of an embedded core does not have to be directly accessible from the primary SoC inputs, the backtrace procedure should be used to check whether the test vectors generated for the stand-alone core could be realized by applying a suitable stimulus to a primary SoC input. The backtrace procedure has to determine the required stimulus on the primary SoC inputs which will produce the desired test signal at the input of the embedded core under test. This can be propagated through intermediate cores or the Dff circuits (for instance, the analogue wrapper structure [8] [9] ) which can potentially transform the input signal. In this paper, a new PID feedback based backtrace procedure [7] is proposed to determine whether it is possible to find the input stimulus to be applied at the primary SoC inputs to get the required test input signal at the inputs of the embedded core and to find the stimulus if it is existing.
ITC INTERNATIONAL TEST CONFERENCE
The forward test-signal propagation procedure is to propagate the test output response of the embedded core to the primary SoC outputs via the existing functional path or additional Dff circuits since the output response can only be evaluated at the primary SoC outputs. Normally, this procedure can be carried out with a normal circuit simulator.
Due to the fact that the specification of an analogue circuit allows some variations in practice, the tolerance box is a very important issue in analog testing. In order to evaluate the test response at the primary SoC outputs, the tolerance box at the output of the embedded core should also be propagated to the primary SoC outputs during test translation. The traditional approach to obtain the tolerance-
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A. Testability analysis
Conceptually, testability transfer factors (TTF) of components are discussed in [lo] An open circuit (OC) is modeled with a 10MQ resistance. The parameter a provides an additional possibility to increase (decrease) the sensitivity of the TTF for low @I&) values of impedance Z (0). Using this approach, any circuit can be described with a signal flow graph (SFG). For further analysis, the SFG of a circuit with n nodes will be described with a matrix A(n,n), where A(ij) has a value equivalent to the T F fan-in from node j to node i. From ( I ) one can derive: box is to perform Monte Cario simulations at transistor level for the complete circuit in the test path. However, this sensitivity-analysis based approach is proposed to reduce the CPU time used for the tolerance-box propagation in mixed- . . .
signal SoC testing.
Due to the limited test controllability and obsetvability, it . .
is possible that some embedded cores cannot be completely
If the contribution of node j , with controllability Cj, to the controllability of node i is defined as A(ij)*Cj, values for controllability (CO, observability (02) and testability (TI) for node i can be found by using the following equations (4-6).
The measures for all three properties of nodes are normalized to range between 0.0 (minimum) and 1.0 (maximum).
Systems of nonlinear equations like (4) and (5) can be solved using the Newton-Raphson method. In order to speed up CPU time, the method is modified in such way that the matrix of the partial derivates (Jacobian) is found directly.
The values for the controllability of the primary inputs and the observability of the primary outputs are 1.0 by default For that reason, the values for the testability of the primary inputs and the testability of the primary outputs are only dependent on the observability and the controllability of the nodes respectively.
The obtained values for the testability of nodes are associated with the primary input and primary output. For circuits with multiple inpuwouputs one input node has to be chosen as primary input, and one output node has to be chosen as primary output. Finally, the testability of a node will be the maximum obtained value for the testability of that node for all possible choices.
B. Example circuit
In order to validate our approach, a l l l y integrated continuous time filter for audio applications [13] is used for the circuit under test (Figure 2 ). This so-called Tow-Thomas
Biquad section is consisting of four operational transconductance amplifiers (OTAs) and integrated capacitors.
The filter is implemented with fully differential inputs and outputs in 0.8pm AMs CMOS technology. The bias current for these OTAs is 20OnA which defines the frequency output characteristic of the filter. The center frequencyf, of the band-pass output is set on 13.41rHz and cutoff frequency of the low-pass outputj&is 18kHi. The filter is described &th a SPICE netlist and a list of primary inpuUoutput nodes. By analyzing the netlist of the benchmark circuit with a program based on testability analysis, the circuit is transformed into a SFG. The testability of each node in the circuit is found for the complete frequency range of the filter, using eight points per decade and 5Hz for the start frequency. A list of nodes with the lowest testability for the fault-free case and associated values for testability are listed in the Table 1 . Two types of faults are used in the fault list: bridging faults between nodes modeIed with a resistance of 500P and interconnection faults modeled by a serial resistance. The testability analysis is performed for all possible faults from the fault list for the complete frequency range. An error function is defined as the difference between the testability for the faulty and the fault-free case of the node where the fault occurred. If the error function for a frequency is under a predefined threshold, then that test signal frequency can be used for detecting that fault in the circuit.
The transistor schematic of the Operational Transconductance Amplifier with a bridging fault Rb.
As seen from the Table 1 , node NET11 in the amplifier OTAI is the node with the lowest testability. A bridging fault on that node can be considered as a worst-case bridging fault. In that case the band-pass output (out-BP) is considered as primary output and a bridging fault Rb is inserted as depicted in Figure 3 . For the detection of this fault, the next two frequencies have been calculated f7=13.3kHz andf2=17.7kHz. For the test stimulus, a multi-frequency signal is generated from two sine waves with frequencies f7 and fz. According to specification of the filter, the DC offset of the test signal is set to 1.3V, equal to value of the Vref: and a magnitude of the 50mV is calculated for both. The resulting test stimulus can be generated using an Arbitrary Waveform Generator (AWG) as can be seen in Figure 4 (a). The simulation results for fault-free and faulty embedded cores are presented in Figure 4@ ).
Backtrace Propagation
The main previous results on backtrace methods have been presented in [4] [14] , the authors use the modified node analysis formulation and swap the variables of solution to determine an input signal which will produce the desired signal at the output. In this method, the desired waveform is required to be in the feasible signal space so that a solution exists. In [15] , the authors present an approach for backtrace based on the use of signal flow graphs. However, this has limited applicability to linear circuits. The feedback-driven backtrace method proposed in [I61 is quite simple. However, since only a proportional gain is used in the feedback, it has the following disadvantages: the steady state error is large if the gain is small and the loop becomes unstable if the gain is too large. According to feedback control theory [6] , a PID (Proportional Integral Derivative) controller can be used in the feedback to solve this problem.
The proposed PID feedback-based backtrace structure is shown in Figure 5 . In the figure, MODULE 1 stands for all the circuits between the primary SoC input and the input of the embedded core under test. MODULE 1 could be one core or the combination of some cores or some Dff circuits. During the backtrace procedure, in order to save simulation time, the embedded core under test is disconnected with MODULE 1 and the input impedance of core under test is connected at the output of MODULE 1 as the load, as shown in Figure 5 . Normally, this input impedance of the core under test can be found in the data sheet provided by the core provider. Now, apply the desired test input signals for the embedded core to the input of the feedback loop at point IAJ,
and then perform the circuit simulation on the structure as shown in Figure 5 . Afterwards, at point IBJ, the required stimulus at primary SoC inputs is available if this stimulus exists. From a mathematical point of view, the PID algorithm can be described as:
where e(t) is the error between the desired signal and the output signal of MODULE], u(t) is the output signal of PID controller, and K , , KI and K , are the control parameters of the proportional action, integral action and derivative action respectively. Basically, the output signal of a PID controller is a sum of three terms: the P-term (which is proportional to the error), the I-term (which is proportional to the integral of the error) and the D-term (which is p~~p~r t i~~l to the derivative of the error). According to the PID feedback control theory [6], the purpose of the derivative action is to improve the closed-loop stability and the function of the integral action is to make sure that the output of the MODULE1 is same as the desired signal (i.e. e(t) + 0). Moreover, the influence of the noise in the feedback loop can be very small because of the integral action. Therefore, our approach can ensure that the stimulus can be found if it exists and the desired test input signal can be obtained at the input node of the embedded core under test by applying the resulted stimulus at the primary SoC input.
With regard to the computational effort of our approach, during the backtrace procedure simulation, the PID feedback structure as shown in Figure 5 can be implemented using a high-level language, for instance, Verilog-A and VHDL-AMS. Therefore the computational effort will be very low.
In order to verify the viability of the proposed approach, an experiment was canied out on part of a locally designed system-on-chip, as shown in Figure 6 , which includes a preamplifier, a continuous time filter (FILTER) and a voltagecurrent converter (VIC). In this example circuit, the FILTER is the embedded core under test and its details are given in section 3. The schematic of the opamp used in the preamplifier and the VIC is shown in Figure 7 . Based on the opamp shown in Figure 7 , a noninverting operational amplifier with resistive feedback is constructed for the preamplifier (gain=2). The VIC is built based on the negative feedback amplifier structure. For the stand-alone FILTER, the testability analysis based test pattern generation approach is used to generate the potential test vectors, as discussed in section 3. Among these potential test vectors, the test input signal for one test vector is the combination of two sine waves, one 13.3kHz sine signal (AC amplitude is 50mV and DC offset is 1.3V) and one 17.7kHz sine signal (AC amplitude is 50mV and DC offset is 1.3V). Since the input of FILTER cannot be directly accessed via the primary SoC input, the backtrace procedure should be employed to find the stimulus at the primary SoC input that can provide the required test input signal at the input node of the FILTER The structure of the PID feedback-based backtrace approach used for our example circuit is shown in Figure 8 .
With regard to the load impedance, based on the specification of FILTER, it is the combination of one resistor (1Mn) and one capacitor (IPA. In the figure, VdCllrd is the desired test input signal for the FILTER, i.e.. the combination of two sine signals as described in the previous paragraph. In our simulation, the pre-amplifier is simulated at transistor level and the rest of the backtrace structure is shown in Figure 8 are presented in Figure 9 . Io Figure 9 , the desired test input signal ( V G~~) at the input node of the FILTER, the resulting signal to be applied at the primary
and the signal at the output of the preamplifier p-,,) are shown. The goal of the backtrace procedure is to find the suitable V, , , to make the V, , -h to he as close as possible to the desired test input signal V&&.
The results in Figure 9 show that the output signal of the pre-amplifier, V, , , , is very close to the desired test input signal, V, , , , , when the resulting stimulus, V, p-i , , , is applied to the primary SoC input. In other words, during chip testing, if the resulted V&p-in as shown Figure 9 is applied to the primary SoC input, then the desired test input signal, V, , , , , can he obtained at the input of the FILTER. Moreover, from a test controllahility point of view, the results in Figure 9 also mean that this test vector can he realized with the existing function path and no additional DfI circuits are required for this test vector. In order to evaluate the computational effort of our PID feedback based backtrace approach, the CPU time used for the backtrace procedure and the simulation of pre-amplifier only with Same input signal are listed in Table 2 . Both 4mv lmi.l*)
B.E
Although the example circuit used in this paper is quite simple, the results presented in Figure 9 still verified the correct function of our proposed PID feedback based backtrace approach. In our future work, examples with more complex cores will be used, instead of the simple preamplifier core.
Tolerance-Box Propagation
Because the tolerance-box generation is necessary to set the optimal threshold to detect the fault in analogue testing, in this section, the sensitivity-based tolerance-box propagation method is proposed to reduce the CPU time where fa is the nominal value of the performance function and s ; , is the sensitivity of f with respect to p i .
Normally, the tolerance-box is defined as the band for all the possible circuit output performances when the parameters are changed with all the possible small values. Therefore, the tolerance box can be estimated with the band [ f -, f -1.
In order to cany out tolerance-box propagation, the concept of normal sensitivity is extended to the input sensirivip in our approach. The input sensitivity is defined as the deviations of the circuit performance around the nominal value with regard to the corresponding input deviation around the nominal value. To illustrate our approach, as an example without loss of any generality, core A, core B and core C are connected as shown in Figure 10 . In Figure IO, Apy( i=1,2,. ..,n) are the deviations of the possible global parameters for all the cores In the above derivation, only three analogue cores are connected as shown in Figure 10 . For the case that more than three cores are connected in serial, the same propagation procedure can be employed to calculate the final tolerance box.
Compared to the traditional tolerance-box generation approach, in which Monte Carlo simulations at transistor level are performed for the complete circuit, ow new approach has two advantages. The first advantage is that the sensitivity analysis is not computationally expensive [17] [18] . The second advantage is that the simulation time can be reduced because a single large SoC is divided into a number of smaller cores and the simulation is performed for these smaller cores. The simulation results presented in [19] show that this approach is quite effective. The disadvantage of this method is that it can only be applied to small signals.
For our example circuit as shown in Figure 6 , the following steps have to be used to cany out the tolerancebox propagation. First, the sensitivity analysis is conducted for each standalone embedded core, i.e. the pre-amplifier, the FILTER and the VIC. Then, by using equation (IO) and equation (ll), the tolerance-box for the corresponding test response at primary SoC output can be obtained. Finally, with the tolerance-box for the fault-free circuit response and faulty-circuit response, the optimal threshold for testing can be calculated.
Experimental Results
In order to verify the basic principles of our new analogue structural test-signal generation for an embedded core, the improved test-signal backtracing to primary SoC inputs, the response signal forward propagation to primary SoC outputs, and the new algorithm for overall tolerance-box calculation, several hardware experiments have been camed out.
The vehicle used, being a front-end for audio-range purposes, is part of a SoC and consisting of two preamplifiers, an embedded programmable (differential) bandpass filter built-up from four OTAs and embedded capacitors, and an operational amplifier serving as voltageto-current conveIter (VIC). The filter has a (programmable) center frequency of 13.4 lcHz and a bandwidth of 12.43 ICHz.
The basic (block as well as transistor-level) schemes of the preceding, embedded and succeeding cores can he found in the previous paragraphs (Figures 2,3,6,7) .
The IntegraTEST verification test system has been used as test environment. This is a hardware and software The test controller workstation includes software programs required to control all tests. Among others, it consists of a program to import, generatdadapt and visualize mixed-signal waveforms (WaveMAKE), the testprogramming environment LabVIEW and LabVEW VI'S ( V i a l Instruments). The VXI instrument modules used in this experiment are the HP1445 arbitrary waveform generator (AWG) and the "1428 signal digitizer.
The HP1445 AWG has a resolution of 13 bits including a sign bit. The maximum output rate is 42.9 MSds. It includes two low-pass Bessel-Thompson reconstruction filters, which can be by-passed if required.
The HP1428 is a high-speed digitizer. This is basically an AD converter, which receives the signal and digitizes it at a maximum rate of lGiga sample per second (IGsds). For the experiments, the real-time acquisition mode has been used. The sensitivity range is from 8mV to 40 The experiments have been conducted as follows. First, the local test-signal generator (section 3) is used to derive a signal to detect a specific fault in an embedded analogue core. It also provides the resulting output signal of the core. In OUT case, a parametric (resistive) fault has been chosen in the second OTA (OTA2) of the filter (Figure 2) . It has been assumed that a serial resistance of 3 M is present in the control line ofthe bias current Ib (Figure 3 ). Next, these generated input and output signals are used as input for the backtracing and forward propagation procedure as discussed in section 4. These procedures result in a new test signal at the primary input of the SoC and an expected signal at the primary output of the SOC.
Simultaneously, tolerance-box calculations are camed out, according to section.0, to provide the accepted tolerance band at the primary output of the SOC. This makes a proper distinction between.fault-free and faulty signal possible. The test signal is subsequently imported in WaveMAKE from the CAD workstation, on which the previous solhare tools have been implemented (Figure 11 ). Then this signal is converted
Paper 30.2 to control the AWG, which provides the actual signal. This (measured) signal is shown in Figure 12a . The output of the voltage-to-current buffer after the filter is designated to be a primary output of the SOC. The result in the case the embedded filter core is fault-free is shown in Figure 12b . Next, the chosen fault in the filter has been emulated in hardware by means of an additional resistor of 3 KL in the biasing current Ib of OTA2 (Figures 2, 3) . The same measurement as the previous one has been carried out, and the result of the faulty filter core is shown in Figure 12c .
In order to stress the differences, the measured data of the faulty and fault-free primary output responses are subtracted in the test program. The result is shown in Figure 12d . As can be seen, this difference is sufficient to detect the fault, in the presence of accepted tolerances.
Conclusions
In this paper, an efficient test generation approach for analogue embedded cores in mixed-signal SoC has been proposed. Compared to other published results, our approach has a number of advantages. First, the simulation time for analogue test-pattern generation has been reduced by using the testability analysis based method. Second, the proposed tolerance-box propagation approach is faster than the traditional tolerance-box generation based on Monte Carlo simulations at transistor level for the complete circuit. 
